<?xml version="1.0" encoding="UTF-8"?><rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	>
<channel>
	<title>Comments on: Interfacing LCD to Atmega using two wires</title>
	<atom:link href="http://www.scienceprog.com/interfacing-lcd-to-atmega-using-two-wires/feed/" rel="self" type="application/rss+xml" />
	<link>http://www.scienceprog.com/interfacing-lcd-to-atmega-using-two-wires/</link>
	<description>ScienceProg serves scientific, embedded, biomedical engineering, physics based contents. If you want your article or scientific project to be on this site, do not hesitate to contact and send to scienceprog@gmail.com.</description>
	<pubDate>Sun, 06 Jul 2008 12:32:54 +0000</pubDate>
	<generator>http://wordpress.org/?v=2.5.1</generator>
		<item>
		<title>By: scienceprog</title>
		<link>http://www.scienceprog.com/interfacing-lcd-to-atmega-using-two-wires/#comment-22</link>
		<dc:creator>scienceprog</dc:creator>
		<pubDate>Mon, 22 May 2006 21:39:26 +0000</pubDate>
		<guid isPermaLink="false">http://www.scienceprog.com/interfacing-lcd-to-atmega-using-two-wires/#comment-22</guid>
		<description>I have corrected this schematic by including AND gate for enabling E pin of LCD. LCD will be enabled when both Data input and shift registers output Q7 will be logical "1". Without AND gate it was impossible to clear LCD because while clearing data shifts forward through E pin and this enables LCD multiple times by by writing dummy data to it.</description>
		<content:encoded><![CDATA[<p>I have corrected this schematic by including AND gate for enabling E pin of LCD. LCD will be enabled when both Data input and shift registers output Q7 will be logical &#8220;1&#8243;. Without AND gate it was impossible to clear LCD because while clearing data shifts forward through E pin and this enables LCD multiple times by by writing dummy data to it.</p>
]]></content:encoded>
	</item>
</channel>
</rss>

